COMPARISON OF LOGIC FAMILIES USING NAND GATE
نویسندگان
چکیده
منابع مشابه
Nand Gate Using Finfet for Nanoscale Technology
ABSTRACT In this paper we propose Double gate transistors (FinFETs) are the substitutes for bulk CMOS evolving from a single gate devices into three dimensional devices with multiple gates (double gate, triple gate or quadruple-gate devices). The main drawback of using CMOS transistors are high power consumption and high leakage current. Enormous progress has been made to scale transistors to e...
متن کاملDemonstration of All-Optical NAND Logic Gate Using Photonic Integrated Circuits
A logic gate is a device that performs a certain Boolean logic operation on one or more logical inputs and produces a single logical output. The logic values are either "true or "false and are represented as 1 and 0, respectively. In other words Logic gates are bistable devices, that is, they may yield one of these two possible stable outputs. The relationship between the input logic and output...
متن کاملNew Polymorphic NAND/XOR Gate
Polymorphic digital circuits are circuits composed of polymorphic (multifunctional) as well as ordinary gates. In addition to its standard logic function (such as NAND), a polymorphic gate exhibits another logic function which is activated under a specific condition, for example, when Vdd, temperature, illumination or a special signal reaches a certain level. This paper describes newly proposed...
متن کاملUse of fluorescent gold nanoclusters for the construction of a NAND logic gate for nitrite.
We have developed a Boolean NAND logic gate for the fluorescent detection of nitrite ions by using bovine serum albumin (BSA) functionalized gold nanoclusters.
متن کاملLong single ZnO nanowire for logic and memory circuits: NOT, NAND, NOR gate, and SRAM.
We demonstrate logic and static random access memory (SRAM) circuits using a 100 μm long and 100 nm thin single ZnO nanowire (NW), which acts as a channel of field-effect transistors (FETs) with Al2O3 dielectrics. NW FETs are thus arrayed in one dimension to consist of NOT, NAND, and NOR gate logic, and SRAM circuits. Two respective top-gate NW FETs with Au and indium-tin-oxide (ITO) were conne...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Research in Engineering and Technology
سال: 2013
ISSN: 2321-7308,2319-1163
DOI: 10.15623/ijret.2013.0209088